BH1456A Quadrature Decoder



FEATURES:

- x1 and x4 mode selection
- Up to 32 MHz output clock frequency
- Selectable output mode
- On-chip filtering of inputs for optical or magnetic encoder applications
- Schmitt-Trigger Encoder Inputs
- CMOS & TTL compatible Inputs/Outputs
- From +2.2V to +5V operation (VDD-VSS)

DESCRIPTION:

The BH1456A is an integrated circuit featuring a function of quadrature decoder. A quadrature clock signals derived from optical or magnetic encoders, when applied to the A and B inputs of the BH1456A, are converted to strings of Up Clocks and Down Clocks or to a Clock and an Up/Down direction control signal. These outputs can be interfaced directly with standard Up/Down counters or micro-controllers for direction and position sensing of the encoder.

PINOUT DESCRIPTION:

VDD (Pin 1)

Positive Supply Voltage. From +2.2V to +4V (BH1456AL), +4.5V to +5.5V (BH1456A).

CH A (Pin 2)

Quadrature Clock Input A. This is a Schmitt-Trigger input.

CH A (Pin 3)

Quadrature Clock Input B. This is a Schmitt-Trigger input.

x4/x1 (Pin 4)

This input selects between x1 and x4 modes of operation. A high-level selects x4 mode and a low-level selects the x1 mode. In x4 mode, an output pulse is generated for every transition at either A or B input. In x1 mode, an output pulse is generated in one combined A/B input cycle.

MODE (Pin 5)

This input selects between strings of Up Clocks and Down Clocks or a Clock and an Up/Down direction control signal. A high-level selects the Up Clocks and Down Clocks mode. Low-level



P DIP = PP PLASTIC PACKAGE CASE 626

SO 8 = -5P PLASTIC PACKAGE CASE 751 (SO-8)



ORDER CODE:

BH1456APP ... P DIP plastic package BH1456A-5P ... SO-8 plastic package

DIR/CLKDN (Pin 6)

This is the DOWN Clock Output (if MODE is high-level) or Direction Output (if MODE is low-level). This DOWN Clock Output consists of low-going pulses generated when CH A input lags the CH B input. In case of Direction Output (MODE is low-level), the DIR output goes high indicating that the count direction is UP, when CH A input leads the CH B input. When CH A input lags the CH B input. When CH A input lags the CH B input, DIR output goes low, indicating that the count direction is DOWN.

CLK/CLKUP (Pin 7)

If MODE (pin 5) is low-level, this is the combined UP Clock and DOWN Clock output. The count direction at any instant is indicated by the Direction Output (Pin 6). If MODE (pin 5) is high-level, this is UP Clock output. This output consists of low-going pulses generated when CH A input leads the CH B input.

Vss (Pin 8) Negative Supply Voltage.

BH1456A Quadrature Decoder



JPLABS member of VISIONICS LTD

selects the mode with Clock and an Up/Down direction control signal.	Vdd	1	$\overline{}$	8	Vss
ABSOLUTE MAXIMUM RATINGS:	CH A	2	BH1456A	7	CLK/CLKUP
	СН В	3		6	DIR/CLKDN
	x4/ x1	4		5	MODE
Ambient temperature Storage temperature Voltage on VDD with respect to Vss, BH1456A Voltage on VDD with respect to Vss, BH1456AL Voltage on inputs with respect to Vss Total power dissipation Maximum current out of Vss pin, $-40^{\circ}C \le TA \le +85^{\circ}C$					40°C to +125°C 65°C to +150°C 0.3V to +6.5V 0.3V to +4.0V to (VDD + 0.3V) 800 mW 210 mA

DC ELECTRICAL CHARACTERISTICS: (All voltages referenced to Vss, $TA = 0^{\circ}C$ to $70^{\circ}C$.)

PARAMETER	Symbol	MIN	MAX	UNITS	CONDITION
Supply voltage	VDD	2.2	5.5	V	
x4/x1 Logic Low	VIL	0.3Vdd	-	V	Vdd = 5V
MODE Logic Low	VIL	0.3Vdd	-	V	
A,B Logic Low	VIL	-	0.4	V	
x4/x1 Logic High	Vih	0.7Vdd	-	V	Vdd = 5V
MODE Logic High	Vih	0.7Vdd	-	V	
A,B Logic High	Vih	3	-	V	
ALL OUTPUTS: Sink Current VOL = 0.25V	IOL	15	-	mA	Vdd = 5V



